How can FPGAs calculate so fast? The secret inside an FPGA is a digital signal processing block.
Content of this Episode:
* What does DSP stand for?
* Common parts inside an DSP block
* Function representation
* Important facts
And for now come into our Newsletter and also follow us on LinkedIn.
We will dive deep into the FPGA architecture. This episode is about slices.
Content of this Episode:
* What are slices?
* Difference between FPGA manufacturer
* Configuration
* Housekeeping
And for now come into our Newsletter and also follow us on LinkedIn.
Have you ever asked yourself, what happens during FPGA implementation? In this episode I try to give an answer.
Content of this Episode:
* Placement
* Routing
* After routing process
* Similarity to a PCB layout
And for now come into our Newsletter and also follow us on LinkedIn.
Have you ever asked yourself, what happens during FPGA synthesis? In this episode I try to give an answer.
Content of this Episode:
* What is a netlist?
* Synthesis tool
* Elaboration Substep
* Matching to technology
And for now come into our Newsletter and also follow us on LinkedIn.
Let us talk about simulations and their benefits for your FPGA development projects.
Content of this Episode:
* Simulations in general
* Simulations in FPGA development
* Benefits for your FPGA development projects
* How to start with simulations
* What are the boundaries of simulation
* Simulate a hole design or only modules
And for now come into our Newsletter and also follow us on LinkedIn.
We are looking back on 2023 and then we try an outlook into 2024.
Content of this Episode:
* Happy New Year and all the best for 2024
* Review of 2023
* some private facts
* Business
* Outlook into 2024
* Business
* Private things
* Next webinar in February 2024
And for now come into our Newsletter and also follow us on LinkedIn.
In addition to the last episode we will now have a look into the process of debugging an ARM core software.
Content of this Episode:
* Debugging an ARM (in a SoC)
* Use UART and printf
* Debug your bare metal application in Vitis
* Debug your Linux application in Vitis
And for now come into our Newsletter and also follow us on LinkedIn.
Let’s dive deeper into the debugging stuff. There are different ways of debugging an FPGA and the logic inside.
Content of this Episode:
* Debugging an FPGA
* Observe signal outputs
* Bring some internal signals to outer world
* Using a debug core
* Special case for ILA
And for now come into our Newsletter and also follow us on LinkedIn.
To start up a Xilinx Zynq SoC many steps are required. To get an overview we will talk today about bootloader.
Content of this Episode
* Stage-0 Boot (also known as BootROM)
* First Stage Bootloader (FSBL)
* Second Stage Bootloader
* Linux Kernel
* Init
And for now come into our Newsletter and also follow us on LinkedIn.
Writing software and debugging go hand in hand while you develop a new system. Today we want to debug an SoC.
Content of this Episode
* How to debug an SoC
* Remember the workflow
* Now we can debug
And for now come into our Newsletter and also follow us on LinkedIn.