Tag Archive for: Behind the screne

WFP016 – FPGA Conference 2023

It was time for a little trip again. This time I went to Munich to the three-day FPGA conference of PLC2 and the Vogel Verlag.

Content of this Episode
* 3 day FPGA Conference in Munich
* A little insight
* My attended lectures
* Sessions on the first day
* Linux Build Methodologies: PetaLinux vs. Yocto Flow
* Coverage (aka Requirement Coverage)
* Using property descriptions to formally verify FPGA design code
* Synthesizing a Vivado Project on GitLab-CI and Deploying to an FPGA Board
* Secure method of enabling multiple design in FPGA
* Constraining Multiple Clock Domains
* AMD-Xilinx: Dynamic Function Exchange with Device Tree Overlay
* GDBServer in Hardware for VexRiscv Processing Systems
* Next Generation of High-Speed Interfaces for Vision Applications
* Sessions on the second day
* Demystify a Vitis Embedded Acceleration Platform
* MicroBlaze – A most flexible processor for FPGAs and MPSoCs
* Self organizing administration tool to control FPGA designs
* Fundamentals of Timing Analysis and Why No FPGA Design Can Do Without It
* How to crash 100+ AWS FPGA instances and how to insert Trojans into bitstreams
* Demonstration Setup for HashCache
* Sessions on the third day
* Do FPGA designers and hardware designers need to talk? A practical approach to shortening the project timeline
* How your FPGA design decisions affect PCB board performance
* Agilex SoC Architecture
* Turning your FPGA into a fast multichannel ADC
* PCIe, MIPI CSI-2, HDMI and DDR memory across platforms from an Open Source perspective
* Constant On-Time (COT) Control for FPGA High-Current Power Supplies
* Hardware attacks on FPGA: An overview of threats and security mechanisms

Next FPGA conference is from July 2nd to 4th, 2024

And for now come into our Newsletter and also follow us on LinkedIn.